Verbauwhede: A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation (2004)

by K Tiri, I
Venue:Proc. Design, Automation and Test in Europe Conference and Exposition (DATE 2004