A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation (2004)

by K Tiri, I Verbauwhede
Venue:in Des., Autom. and Test in Europe Conf