Verification of analog/mixed-signal circuits using labeled hybrid petri nets (0)

by S Little, D Walter, C Myers, R Thacker, S Batchu, T Yoneda
Venue:IEEE Transactions on Computer-Aided Design