Searching for authors named "Zhuo Li" – sorted by Relevance.
-
An O(bn 2 ) time algorithm for optimal buffer insertion with b buffer types
- An O(bn 2 ) Time Algorithm for Optimal Buffer Insertion with b Buffer Types ∗ Zhuo Li Dept
- Cited by 2 (1 self) – Add To MetaCart
-
Complexity analysis and speedup techniques for optimal buffer insertion with minimum cost
- ∗ Weiping Shi Zhuo Li Charles J. Alpert Dept. of Electrical Engineering Dept. of Electrical Engineering IBM
- Cited by 6 (3 self) – Add To MetaCart
-
Process Variation Dimension Reduction Based on SVD
- is supported by SPICE Zhuo Li, Xiang Lu and Weiping Shi Department of Electrical Engineering Texas A
- Add To MetaCart
-
Longest path selection for delay test under process variation
- Path Selection for Delay Test under Process Variation Xiang Lu, Zhuo Li, Wangqi Qiu, D. M. H. Walker
- Cited by 5 (3 self) – Add To MetaCart
-
CodSim: A combined delay fault simulator
- CodSim – A Combined Delay Fault Simulator Wangqi Qiu * , Xiang Lu + , Zhuo Li + , D. M. H. Walker
- Cited by 5 (2 self) – Add To MetaCart
-
Making fast buffer insertion even faster via approximation techniques
- Making Fast Buffer Insertion Even Faster Via Approximation Techniques ∗ Zhuo Li 1 ,C.N.Sze 1
- Cited by 4 (3 self) – Add To MetaCart
-
A circuit level fault model for resistive shorts of MOS gate oxide. In: 5th international workshop on microprocessor test and verification
- A Circuit Level Fault Model for Resistive Shorts of MOS Gate Oxide Xiang Lu † , Zhuo Li † , Wangqi
- Cited by 1 (0 self) – Add To MetaCart
-
PARADE: parametric delay evaluation under process variation [IC modeling
- PARADE: PARAmetric Delay Evaluation Under Process Variation * Xiang Lu † , Zhuo Li † , Wangqi Qiu
- Cited by 1 (0 self) – Add To MetaCart
-
At-Speed Test for Path Delay Faults Using Practical Techniques
- Lu + , Zhuo Li + , D. M. H. Walker * , Weiping Shi + * Dept. of Computer Science Texas A&M University
- Cited by 1 (1 self) – Add To MetaCart
-
A Circuit Level Fault Model for Resistive Opens and Bridges
- A Circuit Level Fault Model for Resistive Opens and Bridges Zhuo Li + , Xiang Lu + , Wangqi Qiu
- Add To MetaCart

