MetaCart Sign in to MyCiteSeerX

Documents
Authors
Tables !

Searching for authors named "Zeljko Zilic" – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

16 documents found, showing 1 through 10. Next 10 →

ATOM

Galois Field Circuits and Realization of Multiple-Valued Logic Functions
by Zeljko Zilic — 1993
…Galois Field Circuits and Realization of Multiple-Valued Logic Functions by Zeljko Zilic A thesis…
Add To MetaCart

An Overview of the QUALCOMM CDMA Digital Cellular Proposal
by Qualcomm Cdma, Zeljko Zilic
…1 of 12 An Overview of the QUALCOMM CDMA Digital Cellular Proposal Zeljko Zilic ELE 1543S- Course…
Add To MetaCart

Current-mode CMOS Galois Field Circuits
by Zeljko Zilic, Zvonko Vranesic — 1993 — Proc. 23rd International Symp. on MVL
…Current-mode CMOS Galois Field Circuits Zeljko Zilic and Zvonko Vranesic Department of Electrical…
Cited by 3 (0 self) – Add To MetaCart

Dynamic Clock Management for Low Power Applications in FPGAs
by Ian Brynjolfson, Zeljko Zilic — 2000 — In Proc. of IEEE Custom Integrated Circuits Conference
…Dynamic Clock Management for Low Power Applications in FPGAs Ian Brynjolfson and Zeljko Zilic…
Cited by 12 (0 self) – Add To MetaCart

A New Pll Design For Clock Management Applications
by Ian Brynjolfson, Zeljko Zilic — 2001 — Proc. of IEEE Int. Symposium. of Circuits and Systems
…A NEW PLL DESIGN FOR CLOCK MANAGEMENT APPLICATIONS Ian Brynjolfson and Zeljko Zilic Department…
Cited by 2 (1 self) – Add To MetaCart

FPGA Clock Management for Low Power
by Ian Brynjolfson, Zeljko Zilic — 2000 — in Proceedings of the International Symposium on FPGAs, 2000
…FPGA Clock Management for Low Power Ian Brynjolfson and Zeljko Zilic Department of Electrical…
Cited by 2 (0 self) – Add To MetaCart

Identifying redundant wire replacements for synthesis and verification
by Katarzyna Radecka, Zeljko Zilic — 2002 — in Proceedings, Asia and South Pacific Design Automation Conference and the International Conference on VLSI Design
… and Zeljko Zilic McGill University, Dept. of ECE {kasiar,zeljko}@(email omitted); ABSTRACT We propose…
Cited by 1 (0 self) – Add To MetaCart

Brief Contributions________________________________________________________________________________ A Deterministic Multivariate Interpolation Algorithm for Small Finite Fields
by Zeljko Zilic, Zvonko G. Vranesic
…________________________________________________________________________________ A Deterministic Multivariate Interpolation Algorithm for Small Finite Fields Zeljko Zilic, Member…
Add To MetaCart

Adding debug enhancements to assertion checkers for hardware emulation and silicon debug
by Marc Boulé, Jean-samuel Chenard, Zeljko Zilic — 2006 — In Proceedings of the 24th IEEE International Conference on Computer Design (ICCD
… Boulé, Jean-Samuel Chenard and Zeljko Zilic McGill University marc.boule@(email omitted);, {jsamch,zeljko…
Cited by 2 (1 self) – Add To MetaCart

Using BDDs to Design ULMs for FPGAs
by Zeljko Zilic, Zvonko G. Vranesic — 1996 — Proceedings of ACM/SIGDA FPGA-96
…Using BDDs to Design ULMs for FPGAs Zeljko Zilic and Zvonko G. Vranesic University of Toronto…
Cited by 4 (0 self) – Add To MetaCart

Showing 1 through 10. Next 10 →

ATOM

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB