Searching for "Waiting false path analysis of sequential logic circuits for performance optimization." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Waiting False Path Analysis of Sequential Logic Circuits for Performance Optimization
by Kazuhiro Nakamura, Kazuyoshi Takagi, Shinji Kimura, Katsumasa Watanabe — 1998 — In Proceedings of the International Conference on Computer-Aided Design
…Waiting False Path Analysis of Sequential Logic Circuits for Performance Optimization Abstract…
Cited by 5 (1 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB