Searching for authors named "Vijayaraghavan Soundararajan" – sorted by Relevance.
-
Dribble-Back Registers: A Technique For Latency Tolerance In Multiprocessors
- -BACK REGISTERS: A TECHNIQUE FOR LATENCY TOLERANCE IN MULTIPROCESSORS Vijayaraghavan Soundararajan October 1992
- Cited by 8 (0 self) – Add To MetaCart
-
Dribbling Registers: A Mechanism for Reducing Context Switch Latency in Large-Scale Multiprocessors
- -Scale Multiprocessors Vijayaraghavan Soundararajan and Anant Agarwal Laboratory for Computer Science Massachusetts
- Cited by 2 (0 self) – Add To MetaCart
-
Flexible Use of Memory for Replication/Migration in Cache-Coherent DSM Multiprocessors
- Multiprocessors Vijayaraghavan Soundararajan 1 , Mark Heinrich 1 , Ben Verghese 2 , Kourosh Gharachorloo 2 , Anoop
- Cited by 28 (0 self) – Add To MetaCart

