Searching for "Verification of the Generic Architecture of a Memory Circuit Using Parametric Timed Automata." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

2 documents found, showing 1 through 2.

Verification of the Generic Architecture of a Memory Circuit Using Parametric Timed Automata
by Remy Chevallier, Emmanuelle Encrenaz-tiphene, Laurent Fribourg, Weiwen Xu — 2006 — In Proc. FORMATS’06, volume 4202 of LNCS
… Verification of the Generic Architecture of a Memory Circuit Using Parametric Timed Automata…
Cited by 4 (4 self) – Add To MetaCart

Timed Verification of the Generic Architecture of a Memory Circuit Using Parametric Timed Automata
by Remy Chevallier, Emmanuelle Encrenaz-tiphene, Laurent Fribourg, Weiwen Xu
…Timed Verification of the Generic Architecture of a Memory Circuit ⋆ ⋆⋆ Using Parametric Timed…
Add To MetaCart

Showing 1 through 2.

Try your query at: Scholar | Yahoo! | Ask | MS Live | CSB