Searching for "VCEGAR Verilog CounterExample Guided Abstraction Refinement." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

VCEGAR: Verilog counterexample guided abstraction refinement
by Himanshu Jain, Natasha Sharygina, Edmund Clarke — 2007 — In Tools and Algorithms for the Construction and Analysis of Systems (TACAS’07
…VCEGAR: Verilog CounterExample Guided Abstraction Refinement ⋆ Himanshu Jain 1 ,DanielKroening 2…
Cited by 1 (0 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | MS Live | CSB