Searching for "Using BDDs to Design ULMs for FPGAs." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

3 documents found, showing 1 through 3.

Using BDDs to Design ULMs for FPGAs
by Zeljko Zilic, Zvonko G. Vranesic — 1996 — Proceedings of ACM/SIGDA FPGA-96
…Using BDDs to Design ULMs for FPGAs Zeljko Zilic and Zvonko G. Vranesic University of Toronto…
Cited by 4 (0 self) – Add To MetaCart

Conclusions
by Jason H. Anderson, E. M. Sentovice, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, P. R. Stephan, R. K. Brayton, A. Sangiovanni-vincentelli, S. Singh, H. Touati, H. Savoj, H. Savoj, R. Brayton, H. Veendrick, D. Van Den Elshout, D. Harberts, T. Br, An Efficient, S. Wong, H. So, C. Hung, J. Ou
…. Vranesic, "Using BDDs to Design ULMs for FPGAs", Fourth International Symposium on Field-Programmable Gate…
Cited by 1 (0 self) – Add To MetaCart

Reconfigurable Computing Seminar (Slides)
by Srcl S. Singh, Jonathan Rose, Paul Chow, David Lewis, The Effect Logic, Jean Vuillemin Patrice, Patrice Bertin, Didier Roncin, Mark Sh, Wh Michael J. Wirthlin, Brad L. Hutchings, A Dynamic, Instruction Set Computer — 1997
… 90--96. ACM, February 1995. [ZV96] Zeljko Zilic and Zvonko Vranesic. Using BDDs to Design ULMs…
Add To MetaCart

Showing 1 through 3.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB