Searching for "Two-level logic minimization for low power." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Combinational Circuit Optimization
by Sasan Iman And, F. Najm, R. Burch, P. Yang, K. Roy, M. Schulz, Redundancy Identification
… and M. Pedram. “Two-Level Logic Minimization for Low Power.” Proceedings of the IEEE International…
Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB