MetaCart Sign in to MyCiteSeerX

Documents
Authors
Tables !

Searching for "Transitioning from an "EAI Architecture" to a "Decoupling Architecture" The J2EE Solution." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

747,365 documents found, showing 1 through 10. Next 10 →

ATOM

Decoupled Vector Architectures
by Roger Espasa, Mateo Valero — 1996 — In HPCA-2
… of the reference vector architecture. It fetches instructions from a sequential, non-decoupled instruction stream…
Cited by 30 (15 self) – Add To MetaCart

The Performance of Decoupled Architectures
by Joan M. Parcerisa, Antonio González, Josep Llosa, Toni Jerez, Mateo Valero — 1996
…-performance processors. This paper presents a detailed evaluation of the performance of a decoupled architecture. First…
Cited by 3 (0 self) – Add To MetaCart

Decoupled Threaded Architecture
by Roberto Giorgi, Zdravko Popovic, Nikola Puzovic
… Architecture (DTA) 2 is designed to exploit Thread Level Parallelism (TLP) by using a sea of simple cores…
Add To MetaCart

Dynamic Branch Decoupled Architecture
by Akhilesh Tyagi, Hon-Chi Ng, Prasant Mohapatra — 1999 — 1999 IEEE International Conference on Computer Design
… architecture. This study explores the potential speedup achievable from a decoupled architecture. The average…
Cited by 5 (1 self) – Add To MetaCart

Decoupled Access DRAM Architecture
by Alexander V. Veidenbaum, K. A. Gallivan — 1997 — IEEE Innovative Architecture for Future Generation High-Performance Processors and Systems
…-called intelligent or active memory RAM architectures [2, 3, 4, 5] have taken a different approach to the problem…
Cited by 2 (0 self) – Add To MetaCart

Decoupled Access DRAM Architecture
by Alexander Veidenbaum Dept, Alexander V. Veidenbaum, K. A. Gallivan — 1997 — IEEE Innovative Architecture for Future Generation High-Performance Processors and Systems
…-called intelligent or active memory RAM architectures [2, 3, 4,5]have taken a di erent approach tothe problem…
Add To MetaCart

Memory Latency Effects in Decoupled Architectures
by Lizyamma Kurian, Paul T. Hulina, Lee D. Coraor — 1994 — IEEE Transactions on Computers
… of PIPE, a VLSI decoupled architecture using the Lawrence Livermore Loops [8] [9]. This work includes…
Cited by 28 (2 self) – Add To MetaCart

Erp, Xrp Eai
by In Virtual Marketplaces, Johan Koolwaaij, Company Telematica Instituut, Author(s Johan Koolwaaij — 2000
… Integration (EAI) 19 4.1 What is EAI? 19 4.1.1 Types of EAI 20 4.1.2 Architecture 21 4.2 XML and XSL…
Add To MetaCart

Improving the Parallelism and Concurrency in Decoupled Architectures
by Abdul Basith K.J., Naresh.C, L. K. John, A. Subramanian, P. T. Hulina, L. D. Coraor
…Improving the Parallelism and Concurrency in Decoupled Architectures L. K. John, A. Subramanian…
Add To MetaCart

Fred: An Architecture for a Self-Timed Decoupled Computer
by Erik Brunvand, William F. Richardson, William F. Richardson, Erik L. Brunvand — 1995 — In Advanced Research in Asynchronous Circuits and Systems
…: AN ARCHITECTURE FOR A SELF-TIMED DECOUPLED COMPUTER 7 \add r2,r1,r1" would fetch two words from the R1 Queue, add…
Cited by 7 (3 self) – Add To MetaCart

Showing 1 through 10. Next 10 →

ATOM

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB