Searching for authors named "Tohru Ishihara" – sorted by Relevance.
-
A non-uniform cache architecture for low power system design
- A Non-Uniform Cache Architecture for Low Power System Design Tohru Ishihara Fujitsu Laboratories
- Cited by 3 (2 self) – Add To MetaCart
-
Experimental Analysis of Power Estimation Models of CMOS VLSI Circuits
- Circuits Tohru ISHIHARA y , Nonmember and Hiroto YASUURA yy , Member SUMMARY In this paper, we discuss
- Add To MetaCart
-
Programmable Power Management Architecture for Power Reduction
- Processor Architectures Programmable Power Management Architecture for Power Reduction Tohru ISHIHARA y
- Cited by 1 (1 self) – Add To MetaCart
-
Optimization of Supply Voltage Assignment for Power Reduction on Processor-Based Systems
- Optimization of Supply Voltage Assignment for Power Reduction on Processor-Based Systems Tohru
- Cited by 3 (2 self) – Add To MetaCart
-
A Power Reduction Technique with Object Code Merging for Application Specific Embedded Processors
- Tohru Ishihara Hiroto Yasuura Department of Computer Science and Communication Engineering Graduate
- Cited by 19 (2 self) – Add To MetaCart
-
Voltage Scheduling Problem for Dynamically Variable Voltage Processors
- Voltage Scheduling Problem for Dynamically Variable Voltage Processors Tohru ISHIHARA and Hiroto
- Cited by 218 (4 self) – Add To MetaCart
-
A Memory Power Optimization Technique for Application Specific Embedded Systems
- Systems Tohru ISHIHARA + , Student Member and Hiroto YASUURA + , Member SUMMARY In thispi er, a novelap98
- Add To MetaCart
-
Abstract Way-Predicting Set-Associative Cache for High Performance and Low Energy Consumption
- Inoue, Tohru Ishihara, and Kazuaki Murakami Department of Computer Science and Communication Engineering
- Add To MetaCart
-
Instruction Scheduling for Power Reduction in Processor-Based System Design
- Tohru Ishihara Akihiko Inoue Hiroto Yasuura Department of Computer Science and Communication Engineering
- Cited by 5 (0 self) – Add To MetaCart
-
Way-Predicting Set-Associative Cache for High Performance and Low Energy Consumption
- , Tohru Ishihara, and Kazuaki Murakami Department of Computer Science and Communication Engineering Kyushu
- Cited by 70 (4 self) – Add To MetaCart

