Searching for "Timing Extensions of STG Model and a Method to Simulate Timed STG Behavior in VHDL Environment." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Timing Extensions of STG Model and a Method to Simulate Timed
by Stg Behavior In, Michael V. Goncharov, Ilya V. Klotchkov, Alexander B. Smirnov, Nikolai A. Starodoubtsev — 1998 — In Proceedings of International Conference on Application of Concurrency to System Design., Aizu
…Timing Extensions of STG Model and a Method to Simulate Timed STG Behavior in VHDL Environment…
Cited by 1 (0 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB