MetaCart Sign in to MyCiteSeerX

Documents
Authors
Tables !

Searching for "The Instruction Register File." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

41 documents found, showing 1 through 10. Next 10 →

ATOM

Enhancing the Effectiveness of Utilizing an Instruction Register File
by David Whalley
…Enhancing the Effectiveness of Utilizing an Instruction Register File David Whalley, Gary Tyson…
Add To MetaCart

Addressing Instruction Fetch Bottlenecks by Using an Instruction Register File
by Stephen Hines, Gary Tyson, David Whalley — 2007
…Abstract Addressing Instruction Fetch Bottlenecks by Using an Instruction Register File…
Cited by 1 (1 self) – Add To MetaCart

Improving program efficiency by packing instructions into registers
by Stephen Hines, Joshua Green, Gary Tyson, David Whalley — 2005 — In Proceedings of the 2005 ACM/IEEE International Symposium on Computer Architecture
… code size, and improve performance by integrating an instruction register file (IRF…
Cited by 11 (4 self) – Add To MetaCart

Adapting compilation techniques to enhance the packing of instructions into registers
by Stephen Hines, David Whalley, Gary Tyson — 2006 — In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems
… into an Instruction Register File (IRF). Multiple IRF instructions are made accessible via special packed instruction…
Cited by 4 (3 self) – Add To MetaCart

Theory of Computing Systems
by B. C. Kuszmaul, D. S. Henry, G. H. Loh, B. C. Kuszmaul
…-window-size, and large-register-file processors. Lam and Wilson suggest that instruction-level parallelism (ILP) of 10…
Add To MetaCart

Energy Aware Register File Implementation through
by Instruction Predecode Jose, José L. Ayala, Marisa López-vallejo, Er Veidenbaum, Carlos A. López — 2003 — IEEE Proceedings on ASAP, 2003
…Energy Aware Register File Implementation through Instruction Predecode ∗ José L. Ayala † , Marisa…
Add To MetaCart

ENHANCED INSTRUCTION FETCH By
by Stephen R. Hines, Andy Wang — 2008
….2 Instruction Register File . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 1.3 Exploiting Guarantees…
Add To MetaCart

Interests
by Stephen R. Hines — 2000
… and SimpleScalar to support instruction packing with an IRF (Instruction Register File). Instruction packing…
Add To MetaCart

Selective Writeback: Improving Processor Performance and Energy Efficiency
by Deniz Balkan, Oguz Ergin, Dmitry Ponomarev, Kanad Ghose — 2004 — in Proceedings of 1 st Watson Conference on Interaction between Architecture, Circuits and Compilers (P=ac 2 ), Yorktown Heights
… register files, where a physical register allocated for the destination of an instruction is deallocated…
Cited by 2 (1 self) – Add To MetaCart

Engine: An
by Gi Ne An, C. John Glossner — 1997 — In Lecture Notes In Computer Science. Third International Euro-Par Conference (Euro-Par’97 Parallel Processing
… resources such as a first level (L1) cache, execution units, a register file, global instruction schedulers…
Add To MetaCart

Showing 1 through 10. Next 10 →

ATOM

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB