Searching for "Technology Mapping." – sorted by Relevance.
-
Technology Mapping for Low Power
- Presented at the 30th Design Automation Conference, Dallas, TX, June 1993 Technology Mapping
- Cited by 46 (3 self) – Add To MetaCart
-
Combining Technology Mapping with Layout
- Combining Technology Mapping with Layout Massoud Pedram Department of EE - Systems University
- Cited by 2 (0 self) – Add To MetaCart
-
An integrated technology mapping environment
- An Integrated Technology Mapping Environment Alan Mishchenko Satrajit Chatterjee Robert Brayton
- Cited by 6 (2 self) – Add To MetaCart
-
An Integrated Technology Mapping Environment
- An Integrated Technology Mapping Environment Alan Mishchenko Satrajit Chatterjee Robert Brayton
- Add To MetaCart
-
Technology Mapping for Domino Logic
- Abstract Technology Mapping for Domino Logic Min Zhao Sachin S. Sapatnekar Department
- Cited by 11 (6 self) – Add To MetaCart
-
Technology Mapping for Heterogeneous FPGAs
- Technology Mapping for Heterogeneous FPGAs Jianshe He and Jonathan Rose Department of Electrical
- Cited by 11 (0 self) – Add To MetaCart
-
Technology Mapping of Timed Circuits
- Technology Mapping of Timed Circuits Chris J. Myers Computer Systems Laboratory Stanford
- Cited by 4 (1 self) – Add To MetaCart
-
Repartitioning and Technology Mapping
- Repartitioning and Technology Mapping of Electronic Hybrid Systems Christoph Grimm and Klaus
- Add To MetaCart
-
Logic Decomposition during Technology Mapping
- Logic Decomposition during Technology Mapping Eric Lehman and Yosinori Watanabe Digital Equipment
- Cited by 43 (0 self) – Add To MetaCart
-
Logical Effort Based Technology Mapping
- Logical Effort Based Technology Mapping ∗ Shrirang K. Karandikar Dept. of Electrical and Computer
- Cited by 1 (1 self) – Add To MetaCart

