Searching for authors named "Sujan Pandey" – sorted by Relevance.
-
Robust On-Chip Bus Architecture Synthesis for MPSoCs Under Random Tasks Arrival
- Robust On-Chip Bus Architecture Synthesis for MPSoCs Under Random Tasks Arrival Sujan Pandey † NXP
- Add To MetaCart
-
Architecture Level Design Space Exploration and Mapping of Hardwares
- Architecture Level Design Space Exploration and Mapping of Hardwares Sujan Pandey, Manfred Glesner
- Add To MetaCart
-
On-Chip Communication Topology Synthesis for Shared Multi-Bus Based Architecture
- ON-CHIP COMMUNICATION TOPOLOGY SYNTHESIS FOR SHARED MULTI-BUS BASED ARCHITECTURE Sujan Pandey
- Add To MetaCart
-
Performance Aware On-Chip Communication Synthesis and Optimization for Shared Multi-Bus Based Architecture
- Architecture ABSTRACT Sujan Pandey ∗ Institute of Microelectronics Systems Darmstadt University of Technology
- Cited by 1 (1 self) – Add To MetaCart
-
Co-synthesis of custom on-chip bus and memory for mpsoc architectures
- -synthesis of bus architecture and memory. Sujan Pandey Christian Genz Rolf Drechsler Department of Computer Science
- Cited by 1 (1 self) – Add To MetaCart
-
High level Hardware/Software Communication Estimation in Shared Memory Architecture
- High level Hardware/Software Communication Estimation in Shared Memory Architecture Sujan Pandey
- Cited by 1 (1 self) – Add To MetaCart
-
An Infrastructure for Distributed Computing and Context Aware Computing
- An Infrastructure for Distributed Computing and Context Aware Computing Sujan Pandey, Peter Zipf
- Add To MetaCart

