MetaCart Sign in to MyCiteSeerX

Documents
Authors
Tables !

Searching for authors named "Steve Bennett" – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

10 documents found, showing 1 through 10.

ATOM

Very-Wide-Issue Superscalar Microengine Configurations
by Steve Bennett And, Steve Bennett, Bin Wang
…Very-Wide-Issue Superscalar Microengine Configurations Steve Bennett and Bin Wang sbennett…
Add To MetaCart

The Uptake of CAA: Some Theory! Some Practice!
by Steve Bennett Learning
…The Uptake of CAA: Some Theory! Some Practice! Steve Bennett, Learning Technology Development…
Add To MetaCart

Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching
by Eric Rotenberg, Steve Bennett, James E. Smith, Eric Rotenberg — 1996 — In Proceedings of the 29th International Symposium on Microarchitecture
… Science Dept. Univ. of Wisconsin - Madison ericro@(email omitted); Steve Bennett Intel Corporation sbennett…
Cited by 257 (11 self) – Add To MetaCart

A Trace Cache Microarchitecture and Evaluation
by Eric Rotenberg, Steve Bennett, James E. Smith — 1999 — IEEE Transactions on Computers
… and Evaluation Eric Rotenberg, Steve Bennett, Member, IEEE, and James E. Smith, Member, IEEE Abstract…
Cited by 33 (2 self) – Add To MetaCart

Evaluating Future Microprocessors: the SimpleScalar Tool Set
by Doug Burger, Todd M. Austin, Steve Bennett — 1996
…. Austin + and Steve Bennett # + MicroComputer Research Labs, JF3-359 # Measurement Architecture…
Cited by 380 (14 self) – Add To MetaCart

Control Flow Speculation in Multiscalar Processors
by Quinn Jacobson, Steve Bennett, Nikhil Sharma, James E. Smith — 1997
… Electrical & Computer Engineering Department University of Wisconsin qjacobso@(email omitted); Steve Bennett 1…
Cited by 37 (6 self) – Add To MetaCart

A Class-Based Disk Scheduling Algorithm: Implementation and Performance Study
by Steve Bennett, David Melski, David Melski (sbennett — 1994
…A Class-Based Disk Scheduling Algorithm: Implementation and Performance Study Steve Bennett…
Cited by 2 (0 self) – Add To MetaCart

Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching
by Eric Rotenberg Computer, Steve Bennett, James E. Smith, Eric Rotenberg, Eric Rotenberg — 1996 — In Proceedings of the 29th International Symposium on Microarchitecture
… Science Dept. Univ. of Wisconsin - Madison ericro@(email omitted); Steve Bennett Intel Corporation sbennett…
Add To MetaCart

Evaluating Future Microprocessors: the SimpleScalar Tool Set
by Doug Burger Computer, Doug Burger, Todd M. Austin, Steve Bennett — 1996
…. Austin † and Steve Bennett ‡ † MicroComputer Research Labs, JF3-359 ‡ Measurement Architecture Planning…
Add To MetaCart

Copyright 1997 IEEE. Published in the Proceedings of the Third
by International Symposium On, Steve Bennett, Nikhil Sharma, James E. Smith, Quinn Jacobson, Quinn Jacobson — 1997 — In Proceedings of the 3rd International Symposium on High Performance Computer Architecture
… Engineering Department University of Wisconsin qjacobso@(email omitted); Steve Bennett 1 Measurement, Architecture…
Add To MetaCart

Showing 1 through 10.

ATOM

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB