Searching for "Smart bit-width allocation for low power optimization in a systemc based ASIC design environment." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Smart Bit-Width Allocation for Low Power Optimization in a Systemc Based Asic Design Environment
by Arindam Mallik, Debjit Sinha, Prith Banerjee, Hai Zhou — 2006 — in Proceedings of the conference on Design, automation and test in Europe: Proceedings
…Smart Bit-width Allocation for Low Power Optimization in a SystemC based ASIC Design Environment 1…
Cited by 1 (0 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB