Searching for authors named "Shai Rotem" – sorted by Relevance.
-
Relative Timing
- Relative Timing Ken Stevens 1 , Ran Ginosar 1;2 , Shai Rotem 1 1 Strategic CAD Labs, Intel
- Cited by 22 (6 self) – Add To MetaCart
-
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 11, NO. 1, FEBRUARY 2003 129 Relative Timing
- 129 Relative Timing Kenneth S. Stevens, Senior Member, IEEE, Ran Ginosar, Member, IEEE, and Shai Rotem
- Add To MetaCart
-
CA-BIST for Asynchronous Circuits: A Case Study on the RAPPID Asynchronous Instruction Length Decoder
- Decoder Marly Roncken 1 , Ken Stevens 1 , Rajesh Pendurkar 2 , Shai Rotem 1 , and Parimal Pal
- Cited by 5 (3 self) – Add To MetaCart
-
Coordinated Transformations for High-Level Synthesis of High Performance Microprocessor Blocks
- ABSTRACT Sumit Gupta †∗ Timothy Kam § Michael Kishinevsky § Shai Rotem § Nick Savoiu † Nikil Dutt † Rajesh
- Cited by 7 (3 self) – Add To MetaCart
-
CAD Directions for High Performance Asynchronous Circuits
- Abstract CAD Directions for High Performance Asynchronous Circuits Ken Stevens1 , Shai Rotem1
- Cited by 4 (2 self) – Add To MetaCart
-
An Asynchronous Instruction Length Decoder
- An Asynchronous Instruction Length Decoder Ken Stevens 1 , Shai Rotem 1 , Ran Ginosar 1
- Cited by 44 (26 self) – Add To MetaCart
-
RAPPID: An Asynchronous Instruction Length Decoder
- RAPPID: An Asynchronous Instruction Length Decoder Shai Rotem 1 , Ken Stevens 1 , Ran Ginosar
- Add To MetaCart
-
Average-Case Optimized Technology Mapping of One-Hot Domino Circuits
- . Beerel y Ran Ginosar z Rakefet Kol z Chris J. Myers x Shai Rotem -- Kenneth Stevens
- Cited by 8 (4 self) – Add To MetaCart

