Searching for "Self-Timed Architecture of a Reduced Instruction Set Computer." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

2 documents found, showing 1 through 2.

Self-Timed Architecture Of A Reduced Instruction Set Computer
by Ilana David, Ran Ginosar, Michael Yoeli — 1993 — Asynchronous Design Methodologies
…SELF-TIMED ARCHITECTURE OF A REDUCED INSTRUCTION SET COMPUTER Ilana David 1 , Ran Ginosar 1 ,2…
Cited by 6 (2 self) – Add To MetaCart

References
by Page Rowen Mips, Bunda J, Fussell D, Jenevin R, Masuda T, Fin T. -h, Thiebaut D, Wolf J. L, Stone H. S, The Supersparc Microprocessor, Katevenis M. G. H
…. [24] David I., Ginosar R., Yoeli M., "Self-timed architecture of a reduced instruction set computer…
Add To MetaCart

Showing 1 through 2.

Try your query at: Scholar | Yahoo! | Ask | MS Live | CSB