Searching for "Scheduling and Timing Analysis of HW/SW On-Chip Communication in MP SoC Design." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Scheduling and timing analysis of HW/SW on-chip communication
by Youngchul Cho, Ganghee Lee, Sungjoo Yoo, Kiyoung Choi, Nacer-eddine Zergainoh — 2003 — in MP SoC design,”, Proc. Design Automation and Test in Europe
…Scheduling and Timing Analysis of HW/SW On-Chip Communication in MP SoC Design Youngchul Cho…
Cited by 2 (1 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | MS Live | CSB