MetaCart Sign in to MyCiteSeerX

Documents
Authors
Tables !

Searching for authors named "Russell Tessier" – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

36 documents found, showing 1 through 10. Next 10 →

ATOM

Incremental Compilation for Logic Emulation
by Russell Tessier — 1999 — in IEEE Tenth International Workshop on Rapid System Prototyping
…Incremental Compilation for Logic Emulation Russell Tessier Department of Electrical and Computer…
Cited by 5 (3 self) – Add To MetaCart

Power-aware RAM mapping for FPGA embedded memory blocks
by Russell Tessier — 2006 — In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays
…Power-aware RAM Mapping for FPGA Embedded Memory Blocks Russell Tessier Department of Electrical…
Cited by 1 (1 self) – Add To MetaCart

Fast placement approaches for FPGAs
by Russell Tessier — 2002 — ACM Trans. on Design Automation of Electronics Systems
…Fast Placement Approaches for FPGAs Russell Tessier University of Massachusetts, Amherst Recent…
Cited by 6 (0 self) – Add To MetaCart

Negotiated A* Routing for FPGAs
by Russell Tessier — 1998 — IN PROCEEDINGS: FIFTH CANADIAN WORKSHOP ON FIELD-PROGRAMMABLE DEVICES
…Negotiated A* Routing for FPGAs Russell Tessier MIT Laboratory for Computer Science Cambridge, MA…
Cited by 14 (3 self) – Add To MetaCart

Reconfigurable Computing for Digital Signal Processing: A Survey
by Russell Tessier, Wayne Burleson — 2000 — Journal of VLSI Signal Processing
…Reconfigurable Computing for Digital Signal Processing: A Survey Russell Tessier and Wayne…
Cited by 39 (1 self) – Add To MetaCart

Diagnosis of Interconnect Faults in Cluster-Based FPGA Architectures
by Ian Harris, Russell Tessier — 2000 — in International Conference on Computer-Aided Design
… Tessier Department of Electrical and Computer Engineering University of Massachusetts at Amherst E…
Cited by 3 (1 self) – Add To MetaCart

Technology Mapping Algorithms for Hybrid FPGAs containing Lookup-Tables and PLAs
by Srini Krishnamoorthy, Russell Tessier — 2003 — IN IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS,VOL 22
… Krishnamoorthy, Student Member, IEEE, and Russell Tessier, Member, IEEE Abstract—Programmable devices containing…
Cited by 1 (0 self) – Add To MetaCart

Balancing logic utilization and area efficiency in FPGAs
by Russell Tessier, Heather Giza — 2000 — In Int’l Workshop on Field Programmable Logic and Applications
…Balancing Logic Utilization and Area Efficiency in FPGAs Russell Tessier and Heather Giza…
Cited by 3 (0 self) – Add To MetaCart

Tolerating Operational Faults in Cluster-based FPGAs
by Vijay Lakamraju, Russell Tessier — 2000 — IN 8TH INTERNATIONAL ACM/SIGDA SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS
…Tolerating Operational Faults in Cluster-based FPGAs Vijay Lakamraju and Russell Tessier…
Cited by 12 (5 self) – Add To MetaCart

Balancing Logic Utilization and Area Efficiency in FPGAs
by Russell Tessier And, Russell Tessier, Heather Giza — 2000 — In Int’l Workshop on Field Programmable Logic and Applications
…Balancing Logic Utilization and Area Efficiency in FPGAs Russell Tessier and Heather Giza…
Add To MetaCart

Showing 1 through 10. Next 10 →

ATOM

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB