Searching for "Run-Time Performance Optimization of an FPGA-Based Deduction Engine for SAT Solvers." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Run-time Performance Optimization of an FPGA-based Deduction Engine for SAT Solvers
by Andreas Dandalis, Andreas D, Viktor K. Prasanna, Bharani Thiruvengadam — 2001
… Performance Optimization of an FPGA-based Deduction Engine for SAT Solvers ? Andreas Dandalis, Viktor K…
Cited by 3 (0 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | MS Live | CSB