Searching for authors named "Resit Sendag" – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

13 documents found, showing 1 through 10. Next 10 →

Using a Self-tuning Adaptive Predictor to Characterize the Regularity of Memory Accesses in Pointer-Intensive Application Programs
by Keqiang Wu, Resit Sendag, David Lilja
… in Pointer-Intensive Application Programs Keqiang Wu, Resit Sendag, and David Lilja Department of Electrical…
Cited by 1 (1 self) – Add To MetaCart

Multiple-Valued Logic Buses for Reducing Bus Size
by Emre Özer, Resit Sendag, David Gregg — 2005 — Transitions and Power in Deep Submicron Technologies,” Advanced Networking and Communications Hardware Workshop (ANCHOR
… Technologies Emre Özer † , Resit Sendag ‡ and David Gregg * † ARM Ltd., Cambridge, UK ‡ Department…
Cited by 1 (0 self) – Add To MetaCart

Using Incorrect Speculation to Prefetch Data in a Concurrent Multithreaded Processor
by Ying Chen, Resit Sendag, David J. Lilja — 2002
… of parallelism Ying Chen, Resit Sendag, and David J. Lilja Department of Electrical and Computer Engineering…
Cited by 8 (1 self) – Add To MetaCart

Investigating the Effects of Wrong-Path Memory References in Shared- Memory Multiprocessor Systems
by Ayse Yilmazer, Resit Sendag, Joshua J. Yi, Augustus K. Uht
… Ayse Yilmazer 1 , Resit Sendag 1 , Joshua J. Yi 2 , and Augustus K. Uht 1 1 - Department of Electrical…
Add To MetaCart

The Spatial Characteristics of Load Instructions
by Joshua J. Yi, Resit Sendag, David J. Lilja
…The Spatial Characteristics of Load Instructions Joshua J. Yi, Resit Sendag, and David J. Lilja…
Add To MetaCart

Increasing Instruction-Level Parallelism with Instruction Precomputation
by Joshua J. Yi, Resit Sendag, David J. Lilja — 2002 — In Proceedings of Euro-Par
…Increasing Instruction-Level Parallelism with Instruction Precomputation Joshua J. Yi, Resit…
Cited by 4 (2 self) – Add To MetaCart

Exploiting the Prefetching Effect Provided by Executing Mispredicted Load Instructions
by Resit Sendag, David J. Lilja, Steven R. Kunkel — 2002 — ACM Euro-Par Conference
…Exploiting the Prefetching Effect Provided by Executing Mispredicted Load Instructions Resit…
Cited by 8 (3 self) – Add To MetaCart

The Impact of Incorrectly Speculated Memory Operations in a Multithreaded Architecture
by Resit Sendag, Ying Chen, Student Member, David J. Lilja, Senior Member — 2005 — IEEE Trans. Parallel Distributed Systems
… of Incorrectly Speculated Memory Operations in a Multithreaded Architecture Resit Sendag, Member, IEEE, Ying Chen…
Cited by 4 (1 self) – Add To MetaCart

Quantifying and reducing the effects of wrong-path memory references in cache-coherent multiprocessor systems
by Resit Sendag, Ayse Yilmazer, Joshua J. Yi, Augustus K. Uht — 2006 — International Parallel and Distributed Processing Symposium
…-Coherent Multiprocessor Systems Resit Sendag 1 , Ayse Yilmazer 1 , Joshua J. Yi 2 , and Augustus K. Uht 1 1 - Department…
Cited by 2 (0 self) – Add To MetaCart

MUKHERJEE DEBATE WHETHER RELIABILITY IS A LEGITIMATE CONCERN FOR THE
by Antonio González, Scott Mahlke, Shubu Mukherjee, Resit Sendag, Derek Chiou, Joshua J. Yi, Following An, Antonio González, Scott Mahlke, Shubu
…? .................................................................................................................................................................................................................................................... Antonio González Intel Scott Mahlke University of Michigan Shubu Mukherjee Intel Resit Sendag University…
Add To MetaCart

Showing 1 through 10. Next 10 →

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB