Searching for "Processor Power Reduction Via Single-ISA Heterogeneous Multi-Core Architectures." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Processor Power Reduction Via Single-ISA Heterogeneous Multi-core Architectures
by Rakesh Kumar, Keith I. Farkas, Norman P. Jouppi, Parthasarathy Ranganathan, Dean M. Tullsen — 2003 — Computer Architecture Letters
…Processor Power Reduction Via Single-ISA Heterogeneous Multi-Core Architectures Rakesh Kumar…
Cited by 12 (3 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB