MetaCart Sign in to MyCiteSeerX

Documents
Authors
Tables !

Searching for "Precise Interrupts." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

165 documents found, showing 1 through 10. Next 10 →

ATOM

On Precise Interrupts
by Mayan Moudgilly Stamatis, Stamatis Vassiliadisz — 1996
…On Precise Interrupts Mayan Moudgilly Stamatis Vassiliadisz y T.J. Watson Research Center z…
Add To MetaCart

Implementation Of Precise Interrupts In Pipelined Processors
by James Smith Departmvnt, James E. Smith, Andrew R. Pieszkun — 1985
…IMPLEMENTATION OF PRECISE INTERRUPTS IN PIPELINED PROCESSORS James E. Smith Departmvnt…
Add To MetaCart

Improving the Precise Interrupt Mechanism for Software Managed TLB
by Aamer Jaleel, Bruce Jacob — 2001 — Interrupts” Proc. 2001 IEEE. Internation Conference on High Performance Computing (HIPC 2001
…Improving the Precise Interrupt Mechanism of Software- Managed TLB Miss Handlers Aamer Jaleel…
Cited by 1 (0 self) – Add To MetaCart

A Rigorous Correctness Proof of a Tomasulo Scheduler Supporting Precise Interrupts
by Daniel Kroening, Silvia M. Müller, Wolfgang J. Paul — 1999 — Precise Interrupts,” Systemics, Cybernetics and Informatics (SCI ’99), and Information Systems, Analysis and Synthesis (ISAS ’99
…A Rigorous Correctness Proof of a Tomasulo Scheduler Supporting Precise Interrupts Daniel Kroening…
Cited by 1 (0 self) – Add To MetaCart

A Rigorous Correctness Proof of a Tomasulo Scheduler Supporting Precise Interrupts
by Daniel Kroening Silvia, Silvia M. Mueller, Wolfgang J. Paul — 1999 — Precise Interrupts,” Systemics, Cybernetics and Informatics (SCI ’99), and Information Systems, Analysis and Synthesis (ISAS ’99
…A Rigorous Correctness Proof of a Tomasulo Scheduler Supporting Precise Interrupts Daniel Kroening…
Add To MetaCart

Precise Interrupt Schemes for Pipelined Processors and a Recommendation for Virtual Memory
by Adam J. Elbirt, Viewlogic Systems Inc
…Precise Interrupt Schemes for Pipelined Processors and a Recommendation for Virtual Memory…
Add To MetaCart

An out-of-order superscalar processor with speculative execution and fast, precise interrupts
by Harry Dwyer — 1992 — In Proceedings of the 25th Annual International Symposium on Microarchitecture
…An Out-of-Order Superscalar Processor with Speculative Execution and Fast, Precise Interrupts…
Cited by 20 (0 self) – Add To MetaCart

Correctness of a Mechanism for Precise Nested Processing of Interrupts in Pipelined Designs
by Silvia M. Müller, Robert Knuth — 1996
…Correctness of a Mechanism for Precise Nested Processing of Interrupts in Pipelined Designs Silvia…
Cited by 1 (1 self) – Add To MetaCart

Instantiating uninterpreted functional units and memory system: Functional verification of the VAMP
by S. Beyer, C. Jacobi, D. Kröning, D. Leinenbach, W. J. Paul — 2003 — Correct Hardware Design and Verification Methods, volume 2860 of Lecture Notes in Computer Science
… instruction set, delayed branch, Tomasulo scheduler, maskable nested precise interrupts, pipelined fully IEEE…
Cited by 6 (3 self) – Add To MetaCart

Register Renaming and Dynamic Speculation: An Alternative Approach
by Mayan Moudgill, Keshav Pingali, Stamatis Vassiliadis — 1993 — In Proceedings of MICRO-26
…, dynamic speculation and precise interrupts. Renaming of registers is performed during the instruction…
Cited by 54 (0 self) – Add To MetaCart

Showing 1 through 10. Next 10 →

ATOM

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB