Searching for "Power-delay optimizations in gate sizing." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Power-Delay Optimizations in Gate Sizing
by Sachin S. Sapatnekar, Weitong Chuang
…Power-Delay Optimizations in Gate Sizing 1 Sachin S. Sapatnekar Department of Electrical…
Cited by 4 (0 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB