Searching for "Parallel architecture overview." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

A massively scaleable decoder architecture for low-density parity-check codes
by Gwan Choi, Krishna Narayanan, Abhiram Prabhakar, Euncheol Kim — 2003 — in Proceedings IEEE Int Symp. on Circuits and Systems 2003 (ISCAS03
…. Parallel Architecture Overview The architecture presented in this paper scales the iteration logic stage…
Cited by 1 (0 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB