Searching for "Optimizing two-phase, level-clocked circuitry." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

2 documents found, showing 1 through 2.

Optimizing Two-Phase, Level-Clocked Circuitry (Extended Abstract)
by Alexander T. Ishii, Charles E. Leiserson, Marios C. Papaefthymiou
…Optimizing Two-Phase, Level-Clocked Circuitry (Extended Abstract) Alexander T. Ishii NEC C…
Cited by 50 (14 self) – Add To MetaCart

Outline � General Pipelining Techniques � Pipeline Operations � Pipelining Advantages � Clocking
by Colin Goldsmith, Other Retiming Issues, Other Retiming Issues — 2004
….C., “Optimizing Two-Phase, Level-Clocked Circuitry,” MIT Laboratory for Computer Science, Cambridge, MA, <…
Add To MetaCart

Showing 1 through 2.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB