Searching for "Multilayer VLSI Layout for Interconnection Networks." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Multilayer VLSI Layout for Interconnection Networks
by Chi-hsiang Yeh, Emmanouel A. Varvarigos, Behrooz Parhami — 2000 — Proc. Int'l Conf. Parallel Processing
…Multilayer VLSI Layout for Interconnection Networks Chi-Hsiang Yeh Dept. of Electrical & Computer…
Cited by 3 (2 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB