MetaCart Sign in to MyCiteSeerX

Include Citations | Advanced Search | Help

Disambiguated Search | Include Citations | Advanced Search | Help

Searching for authors named "Matthias Gries" – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency
Try your query at: Scholar | Yahoo! | Ask | Bing | CSB
Help! 17 documents found, showing 1 through 10. Next 10 →
ATOM RSS
  • Modeling a Memory Subsystem with Petri Nets: a Case Study  
  • by Matthias Gries — 1998 — Workshop Hardware Design and Petri Nets HWPN98
  • …. Memory subsystems often turn out to be the main performance bottleneck in current computer systems. Nevertheless, the architectural features of common RAM chips are not utilized to their limits. Therefore, a complex Petri Net model of a memory subsystem was developed and investigated to explor…
  • Cited by 1 (0 self) – Add To MetaCart
  • Design Space Exploration of Network Processor Architectures  
  • by Lothar Thiele, Samarjit Chakraborty, Matthias Gries, Simon Künzli — 2002 — In Network Processor Design: Issues and Practices, Volume 1
  • …We describe an approach to explore the design space of architectures of packet processing devices on the system level. Our method is specific to the application domain of network packet processors and is based on (1) models for packet processing tasks, a specification of the workload generated by tr…
  • Cited by 27 (7 self) – Add To MetaCart
  • Modular reference implementation of an IP-DSLAM  
  • by Christian Sauer, Matthias Gries, Sören Sonntag — 2005 — In ISCC
  • …We describe a modular reference implementation of an IPbased DSL access multiplexer (DSLAM). We identify deployment trends and primary tasks a future DSLAM has to offer. The implementation is representative of applications in access networks and indicative of real-world performance. To accomplish th…
  • Cited by 1 (1 self) – Add To MetaCart
  • Exploring Trade-offs in Performance and Programmability of Processing Element Topologies for Network Processors  
  • by Matthias Gries, Chidamber Kulkarni, Christian Sauer, Kurt Keutzer — 2003 — in Proc. of Network Processor Workshop in conjunction with Ninth International Symposium on High Performance Computer Architecture (HPCA-9
  • …Network processors exploit task and packet level parallelism to achieve high throughput. To date, this has resulted in a huge diversity of architectures for similar applications. One of the main differences among network processors is the inter-connection topology between processing elements. This t…
  • Cited by 10 (5 self) – Add To MetaCart
  • Supporting a Low Delay Best-Effort Class in the Presence of Real-Time Traffic  
  • by Samarjit Chakraborty, Matthias Gries, Lothar Thiele — 2002
  • …In this paper we propose a packet scheduler to provide a low delay service to best-effort packets without jeopardizing the delay bounds associated with real-time flows. We show that some of the well known service mechanisms for integrating soft real-time tasks into a hard real-time environment, such…
  • Cited by 1 (1 self) – Add To MetaCart
  • Comparing Analytical Modeling with Simulation for Network Processors: A Case Study  
  • by Matthias Gries, Chidamber Kulkarni, Christian Sauer, Kurt Keutzer — 2003 — In
  • …Programming network processors remains an art due to the variety of different network processor architectures and due to little support to reason and explore implementations on such architectures. We present a case study of mapping an IPv4 forwarding switch application on the Intel IXP1200 network p…
  • Cited by 11 (2 self) – Add To MetaCart
  • A Framework for Evaluating Design Tradeoffs in Packet Processing Architectures  
  • by Lothar Thiele, Samarjit Chakraborty, Matthias Gries, Simon Künzli — 2002
  • …We present an analytical method to evaluate embedded network packet processor architectures, and to explore their design space. Our approach is in contrast to those based on simulation, which tend to be infeasible when the design space is very large. We illustrate the feasibility of our method using…
  • Cited by 20 (10 self) – Add To MetaCart
  • Reusing Design Experience for Petri Nets Through Patterns  
  • by Matthias Gries, Jörn W. Janneck, Martin Naedele — 1999
  • …Industrial applications of Petri nets for modeling and design often result in very complex models (Zurawski and Zhou 1994; Esser, Janneck, and Naedele 1997). Designers can handle this complexity much better if they can (re)use structures expressing expert modeling experience at a higher level of des…
  • Cited by 3 (0 self) – Add To MetaCart
  • Supporting a Low Delay Best-Effort Class in the Presence of Real-Time Traffic  
  • by Samarjit Chakraborty Matthias, Matthias Gries, Lothar Thiele — 2002
  • …In this paper we propose a packet scheduler to provide a low delay service to best-effort packets without jeopardizing the delay bounds associated with real-time flows. We show that some of the well known service mechanisms for integrating soft real-time tasks into a hard real-time environment, such…
  • Add To MetaCart
Help! Showing 1 through 10. Next 10 →
ATOM RSS
Try your query at: Scholar | Yahoo! | Ask | Bing | CSB