Searching for "Mapping for better than worst-case delays in LUT-based FPGA designs." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Mapping for Better Than Worst-Case Delays In LUT-Based FPGA Designs
by Jason Cong, Kirill Minkovich — 2008 — FPGA'08
…Mapping for Better Than Worst-Case Delays In LUT-Based FPGA Designs ABSTRACT Current advances…
Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB