Searching for "Logical-to-Physical Memory Mapping for FPGAs with Dual-Port Embedded Arrays." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Logical-to-Physical Memory Mapping for FPGAs with Dual-Port Embedded Arrays
by William K.C. Ho, Steven J.E. Wilton, Transform Chip, Chip One X — 1999
… In this paper, we have presented a new logical-to-physical mapping algorithm that targets FPGAs with dual-port…
Cited by 3 (0 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB