Searching for "Logic Synthesis for Asynchronous Circuits Based on Petri Net Unfoldings and Incremental SAT." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Logic Synthesis for Asynchronous Circuits Based on Petri Net Unfoldings and Incremental SAT
by Victor Khomenko, Maciej Koutny, Alex Yakovlev — 2004
…Logic Synthesis for Asynchronous Circuits Based on Petri Net Unfoldings and Incremental SAT Victor…
Cited by 12 (6 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | MS Live | CSB