Searching for "Logic SER Reduction through Flipflop Redesign." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Logic SER Reduction through Flipflop Redesign
by Vivek Joshi, Rajeev R. Rao, David Blaauw, Dennis Sylvester — 2006 — in Proc. 7 th International Symposium on Quality Electronic Design
… delay and power. 1 Introduction Logic SER Reduction through Flipflop Redesign Vivek Joshi*, Rajeev R…
Cited by 2 (0 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB