Searching for "Linearization of the timing analysis and optimization of level-sensitive digital synchronous circuits." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Linearization of the timing analysis and optimization of level-sensitive digital synchronous
by Baris Taskin, Baris Taskin — 2004 — IEEE Transantions on Very Large Scale Integration (VLSI) Systems
…LINEARIZATION OF THE TIMING ANALYSIS AND OPTIMIZATION OF LEVEL-SENSITIVE SYNCHRONOUS CIRCUITS…
Cited by 3 (3 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB