Searching for "Leakage reduction" – sorted by Relevance.
-
Sleepy Stack Leakage Reduction
- 2006 Sleepy Stack Leakage Reduction Jun Cheol Park and Vincent J. Mooney III, Senior Member, IEEE
- Cited by 1 (0 self) – Add To MetaCart
-
Algorithms for Leakage Reduction with
- Algorithms for Leakage Reduction with Dual Threshold Design Techniques Konrad Engel Thomas
- Add To MetaCart
-
Fast Techniques for Standby Leakage Reduction
- Fast Techniques for Standby Leakage Reduction in MTCMOS Circuits Wenxin Wang School of Engineering
- Cited by 1 (0 self) – Add To MetaCart
-
Implications of Technology Scaling on Leakage Reduction Techniques
- Implications of Technology Scaling on Leakage Reduction Techniques * Y-F. Tsai, Department of CSE
- Cited by 3 (0 self) – Add To MetaCart
-
Impact of Process Scaling on the Efficacy of Leakage Reduction Schemes
- Impact of process scaling on the efficacy of leakage reduction schemes ABSTRACT Yuh-Fang Tsai
- Add To MetaCart
-
Look-Up Table Leakage Reduction for FPGAs
- Look-Up Table Leakage Reduction for FPGAs Abstract— We propose new programmable FPGA Look
- Add To MetaCart
-
Enhanced Leakage Reduction Technique by Gate Replacement
- Abstract Enhanced Leakage Reduction Technique by Gate Replacement Lin Yuan and Gang Qu Electrical
- Cited by 3 (0 self) – Add To MetaCart
-
Fine-Grain Dynamic Leakage Reduction
- ABSTRACT Fine-Grain Dynamic Leakage Reduction Seongmoo Heo, Ken Barr, Mark Hampton, and Krste
- Add To MetaCart
-
A Leakage Reduction Methodology for Distributed MTCMOS
- 818 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 5, MAY 2004 A Leakage Reduction Methodology
- Cited by 2 (0 self) – Add To MetaCart
-
Transistor and Pin Reordering for Gate Oxide Leakage Reduction
- Transistor and Pin Reordering for Gate Oxide Leakage Reduction in Dual Tox Circuits ∗ Anup Kumar
- Cited by 6 (0 self) – Add To MetaCart

