Searching for "Leakage-Conscious Architecture-Level Power Estimation for Partitioned and Power-Gated SRAM Arrays." – sorted by Relevance.
-
Accurate Leakage-Conscious Architecture-Level Power Estimation Models for On-Chip SRAM Memory
- Architecture-Level Power Estimation for Partitioned and Power-Gated SRAM Arrays,” in Proceedings
- Add To MetaCart

