Searching for authors named "Kris Tiri" – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

14 documents found, showing 1 through 10. Next 10 →

14.2 Simulation Models for Side-Channel Information Leaks
by Kris Tiri
…14.2 Simulation Models for Side-Channel Information Leaks Kris Tiri 1 tiri@(email omitted); 1…
Add To MetaCart

Simulation Models for Side-Channel Information Leaks
by Kris Tiri — 2005 — Proc. 2005 Design Automation Conf
…Simulation Models for Side-Channel Information Leaks Kris Tiri 1 tiri@(email omitted); 1 Electrical…
Cited by 4 (3 self) – Add To MetaCart

Synthesis of Secure FPGA Implementations
by Kris Tiri, Ingrid Verbauwhede — 2004 — B
…Synthesis of Secure FPGA Implementations Kris Tiri and Ingrid Verbauwhede UCLA Electrical…
Cited by 2 (0 self) – Add To MetaCart

Secure Logic Synthesis
by Kris Tiri, Ingrid Verbauwhede — 2004
…Secure Logic Synthesis Kris Tiri 1 and Ingrid Verbauwhede 1,2 1 UC Los Angeles, 2 K.U.Leuven {tiri…
Cited by 1 (0 self) – Add To MetaCart

A dynamic and differential CMOS logic style to resist power and timing attacks on security IC’s,” IACR Cryptology ePrint Archive
by Ingrid Verbauwhede, Kris Tiri, Kris Tiri — 2004
…’s. Kris Tiri and Ingrid Verbauwhede Contact Address: Kris Tiri UCLA Electrical Engineering Department 7440…
Cited by 1 (1 self) – Add To MetaCart

Changing the Odds against Masked Logic
by Kris Tiri, Patrick Schaumont — 2006 — Selected Areas of Cryptagraphy 2006 (SAC), LNCS
…Changing the odds against Masked Logic Kris Tiri 1 and Patrick Schaumont 2 1 Trusted Platform…
Cited by 4 (1 self) – Add To MetaCart

Masking and DualRail Logic don’t add up
by Patrick Schaumont, Kris Tiri — In Cryptographic Hardware and Embedded Systems – CHES 2007, 9th International Workshop
…Masking and Dual-rail Logic Don’t Add Up Patrick Schaumont 1 and Kris Tiri 2 1 ECE Department…
Cited by 1 (0 self) – Add To MetaCart

A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation
by Kris Tiri, Ingrid Verbauwhede — 2004
…A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation Kris Tiri…
Cited by 32 (14 self) – Add To MetaCart

Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology
by Kris Tiri, Ingrid Verbauwhede — 2003
… Technology Kris Tiri and Ingrid Verbauwhede UCLA Electrical Engineering Department, 7440B Boelter Hall, P…
Cited by 24 (6 self) – Add To MetaCart

Java Cryptography on KVM and its Performance and Security Optimization using HW/SW Co-design Techniques
by Yusuke Matsuoka, Patrick Schaumont, Kris Tiri, Ingrid Verbauwhede — 2004 — Proc. 2004 Int. Conf. on Compilers, architecture, and synthesis for embedded systems (CASES04), Washington DC, USA (2004), ACM Press
…-design Techniques Yusuke Matsuoka, Patrick Schaumont, Kris Tiri, and Ingrid Verbauwhede ABSTRACT This paper…
Cited by 3 (2 self) – Add To MetaCart

Showing 1 through 10. Next 10 →

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB