Searching for authors named "Keiji Kimura" – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

6 documents found, showing 1 through 6.

Near fine grain parallel processing using static scheduling on single chip multiprocessors
by Keiji Kimura, Hironori Kasahara — 1999 — Proc. of International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems
…Near Fine Grain Parallel Processing Using Static Scheduling on Single Chip Multiprocessors Keiji…
Cited by 2 (2 self) – Add To MetaCart

Multigrain parallel processing for jpeg encoding on a single chip multiprocessor
by Takeshi Kodaka, Keiji Kimura, Hironori Kasahara — 2002 — In International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems
…, Keiji Kimura and Hironori Kasahara Dept. of Electrical, Electronics and Computer Engineering, Waseda…
Cited by 3 (0 self) – Add To MetaCart

On the consistency of Borel's Conjecture
by Takeshi Kodaka, Hirohumi Nakano, Keiji Kimura, Hironori Kasahara — 2004 — Acta Math
… Takeshi Kodaka † , Hirohumi Nakano † , Keiji Kimura †† and Hironori Kasahara † † Dept. of Computer Science…
Cited by 1 (1 self) – Add To MetaCart

Compiler control power saving scheme for multi core processors
by Jun Shirako, Naoto Oshiyama, Yasutaka Wada, Hiroaki Shikano, Keiji Kimura, Hironori Kasahara — 2005 — Comm. Math. Univ. Carolinae
… † , Yasutaka Wada † , Hiroaki Shikano ‡ , Keiji Kimura †‡ , and Hironori Kasahara †‡ † Dept. of Computer…
Cited by 2 (2 self) – Add To MetaCart

Parallelizing compilation scheme for reduction of power consumption of chip multiprocessors
by Jun Shirako, Naoto Oshiyama, Yasutaka Wada, Hiroaki Shikano, Keiji Kimura, Hironori Kasahara — 2006 — In Proc. of 12th International Workshop on Compilers for Parallel Computers (CPC
… Shirako 1 , Naoto Oshiyama 1 , Yasutaka Wada 1 , Hiroaki Shikano 2 , Keiji Kimura 1,2 , and Hironori…
Cited by 1 (1 self) – Add To MetaCart

Multigrain parallel processing on compiler cooperative oscar chip multiprocessor architecture
by Keiji Kimura, Yasutaka Wada, Hirufumi Nakano, Takeshi Kodaka, Jun Shirako, Kazuhisa Ishizaka, Hironori Kasahara — 2003 — In The IEICE Transactions on Electronics, Special Issue on High-Performance and Low-Power System LSIs and Related Technologies
…Multigrain Parallel Processing on Compiler Cooperative Chip Multiprocessor Keiji Kimura, Yasutaka…
Cited by 1 (0 self) – Add To MetaCart

Showing 1 through 6.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB