Searching for authors named "Kazuaki Murakami" – sorted by Relevance.
-
LIMITS OF PARALLELISM ON THREAD-LEVEL SPECULATIVE PARALLEL PROCESSING ARCHITECTURE
- Metsugi and Kazuaki Murakami Department of Informatics Kyushu University 6-1 Kasuga, Fukuoka 816
- Add To MetaCart
-
Practical Test Architecture Optimization for System-on-a-Chip under Floorplanning Constraints
- † Makoto Sugihara, ‡ Kazuaki Murakami and ‡ Yusuke Matsunaga †Institute of Systems & Information
- Add To MetaCart
-
Abstract Way-Predicting Set-Associative Cache for High Performance and Low Energy Consumption
- Inoue, Tohru Ishihara, and Kazuaki Murakami Department of Computer Science and Communication Engineering
- Add To MetaCart
-
Trends in High-Performance, Low-Power Cache Memory Architectures
- Memory Architectures Koji INOUE † , Nonmember, Vasily G. Moshnyaga † , and Kazuaki MURAKAMI †† , Members
- Cited by 5 (0 self) – Add To MetaCart
-
Modeling Fixed-Priority Preemptive Multi-Task Systems in SpecC
- @(email omitted); Yun Cao yz cao@(email omitted); Kazuaki Murakami yz murakami@(email omitted); y Institute
- Cited by 3 (0 self) – Add To MetaCart
-
Omitting Cache Look-Up for High-Performance, Low-Power Microprocessors
- -Performance, Low-Power Microprocessors Koji INOUE † , Vasily G. Moshnyaga † , and Kazuaki MURAKAMI †† , Members
- Cited by 1 (0 self) – Add To MetaCart
-
On-Chip Memorypath Architectures for Parallel Processing RAM (PPRAM)
- , Koji Kaiy, and Kazuaki Murakami Department of Computer Science and Communication Engineering Kyushu
- Cited by 5 (2 self) – Add To MetaCart
-
High Bandwidth, Variable Line-Size Cache Architecture for Merged DRAM/Logic LSIs
- Kaiy, and Kazuaki Murakami May 1998 Merged DRAM/logic LSIs could provide high on-chip memory bandwidth
- Cited by 3 (0 self) – Add To MetaCart
-
Dynamic Tag-Check Omission: A Low Power Instruction Cache Architecture Exploiting Execution Footprints
- Footprints Abstract Koji Inoue†, Vasily Moshnyaga†, and Kazuaki Murakami‡ †Department of Computer Science
- Cited by 3 (0 self) – Add To MetaCart
-
Way-Predicting Set-Associative Cache for High Performance and Low Energy Consumption
- , Tohru Ishihara, and Kazuaki Murakami Department of Computer Science and Communication Engineering Kyushu
- Cited by 72 (4 self) – Add To MetaCart

