Searching for authors named "Julien Pouget" – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

4 documents found, showing 1 through 4.

Defect-Aware SOC Test Scheduling
by Erik Larsson, Julien Pouget, Zebo Peng — 2004 — In Proceedings IEEE VLSI Test Symposium (VTS
…Defect-Aware SOC Test Scheduling Erik Larsson + , Julien Pouget*, and Zebo Peng + Embedded Systems…
Cited by 5 (0 self) – Add To MetaCart

An efficient approach to SoC wrapper design, TAM configuration and test scheduling”, European Test Workshop
by Julien Pouget, Erik Larsson, Zebo Peng — 2003 — Our P max=1500 45560 43541 31028 32663 27573 26973 20914 24369 20914 23425 16841 19402 16841 19402 P max =1800 44341 42450 29919 32054 24454 23864 20467 18774 18077 18774 14974 18774 14899 16804 P max =2000 43221 42450 29419 29106 24171 21942 19206 18691
…An Efficient Approach to SoC Wrapper Design, TAM Configuration and Test Scheduling Julien Pouget…
Cited by 3 (0 self) – Add To MetaCart

A Heuristic for Test Scheduling at System Level
by Marie-Lise Flottes Julien, Julien Pouget, Bruno Rouzeyre — 2002
…A Heuristic for Test Scheduling at System Level Marie-Lise Flottes, Julien Pouget, Bruno Rouzeyre…
Add To MetaCart

Defect Prob393427597922 System-On-Chip Test Scheduling
by Eriklarsson Julien Pougetan, Erik Larsson, Julien Pouget, Zebo Peng
…Defect Probability-based System-On-Chip Test Scheduling Erik Larsson, Julien Pouget and Zebo Peng…
Add To MetaCart

Showing 1 through 4.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB