Searching for "Joint design-time and post-silicon minimization of parametric yield loss using adjustable robust optimization." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Joint design-time and post-silicon minimization on parametric yield loss using adjustable robust
by Murari Mani, Ashish K. Singh, Michael Orshansky — 2006 — In Proc. International Conf. on Computer Aided Design
…Joint Design-Time and Post-Silicon Minimization of Parametric Yield Loss using Adjustable Robust…
Cited by 3 (0 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | MS Live | CSB