Searching for "Instruction buffering to reduce power in processors for signal processing." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

A low energy clustered instruction memory hierarchy for long instruction word processors
by Murali Jayapala, Francisco Barat, Pieter Op De Beeck, Francky Catthoor, Geert Deconinck, Henk Corporaal — 2002 — In Proc of 12th International Workshop on Power And Timing Modeling, Optimization and Simulation (PATMOS
… significant reduction in energy. References 1. R. S. Bajwa, et al., “Instruction Buffering to Reduce Power…
Cited by 1 (0 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB