Searching for authors named "Hubert Kaeslin" – sorted by Relevance.
6 documents found, showing 1 through 6.
-
Cell-Based Multilevel Carry-Increment Adders with Minimal AT- and PT-Products
- …-Based Multilevel Carry-Increment Adders with Minimal AT- and PT-Products Reto Zimmermann and Hubert Kaeslin…
- Cited by 4 (2 self) – Add To MetaCart
-
Stochastic Methods for Transistor Size Optimization of CMOS VLSI Circuits
- … , Hubert Kaeslin 1 , and Tobias Blickle 2 1 Integrated Systems Laboratory 2 Computer Engineering…
- Cited by 4 (0 self) – Add To MetaCart
-
The Impact of Transistor Sizing on Power Efficiency in Submicron CMOS Circuits
- …, Hubert Kaeslin, and Norbert Felber Integrated Systems Laboratory Swiss Federal Institute of Technology CH…
- Cited by 4 (0 self) – Add To MetaCart
-
Improving DPA Security by Using Globally-Asynchronous Locally-Synchronous Systems
- … 1¡ , Stephan Oetiker 1¡ , Hubert Kaeslin 2¡ , Norbert Felber 1¡ , Wolfgang Fichtner 1¡ (1…
- Add To MetaCart
-
A 177 Mbit/s VLSI Implementation of the International Data Encryption Algorithm
- … R. Zimmermann, A. Curiger, H. Bonnenberg, H. Kaeslin, N. Felber, and W. Fichtner December 1993…
- Cited by 3 (0 self) – Add To MetaCart
-
Design Flow for a 3-Million Transistor GALS Test Chip," ACiD workshop
- …. Gürkaynak 1 Thomas Villiger 1 Hubert Kaeslin 2 Norbert Felber 1 Wolfgang Fichtner 1 1 Integrated Systems…
- Cited by 2 (0 self) – Add To MetaCart
Showing 1 through 6.
