Searching for authors named "Hiroshi Nakamura" – sorted by Relevance.
-
Novel Method for Primer/Probe Design and Sequence Analysis
- and Sequence Analysis Ken-ichi Kurata 1 Hiroshi Nakamura 2 kurata@(email omitted); nakamura
- Cited by 3 (1 self) – Add To MetaCart
-
The Standard SpecC Language
- -58113-418-5/01/00010…$5.00. 87 81 Hiroshi Nakamura Research Center for Advanced Science and Technology The University of Tokyo 4
- Cited by 11 (2 self) – Add To MetaCart
-
Evolutionary Acquisition of Behavior Arbitration Mechanisms Based on Dynamically-Rearranging Neural Networks
- Mechanisms Based on Dynamically-Rearranging Neural Networks !{Hiroshi Nakamura, Nagoya University, RIKEN
- Add To MetaCart
-
SoftwareControlled On-Chip Memory for High-Performance and
- -Controlled On-Chip Memory for High-Performance and Low-Power Computing Masaaki KONDO Motonobu FUJITA Hiroshi
- Cited by 3 (1 self) – Add To MetaCart
-
Design and Evaluation of High Performance Microprocessor with Reconfigurable On-Chip Memory
- Ohneda ∗ , Masaaki Kondo, Masashi Imai, Hiroshi Nakamura Research Center for Advanced Science
- Cited by 3 (1 self) – Add To MetaCart
-
Reducing Memory System Energy in Data Intensive Computations by Software-Controlled On-Chip Memory
- Masaaki KONDO †∗ Shinichi TANAKA † Motonobu FUJITA † Hiroshi NAKAMURA † † Research Center for Advanced
- Cited by 2 (0 self) – Add To MetaCart
-
SCIMA: A Novel Architecture for High Performance Computing
- SCIMA: A Novel Architecture for High Performance Computing Hiroshi NAKAMURA Research Center
- Add To MetaCart
-
Advanced Processor Design Using Hardware Description Language AIDL
- Saitoy Hiroshi Nakamura* Taisuke Bokuy Kisaburo Nakazawaz yInstitute of Information Sciences
- Cited by 5 (0 self) – Add To MetaCart
-
Performance Evaluation of Cascade ALU Architecture for Asynchronous Super-Scalar Processors
- Motokazu OZAWA † ozawa@(email omitted); Hiroshi NAKAMURA † nakamura@(email omitted); Masashi
- Cited by 1 (0 self) – Add To MetaCart
-
INSPIRE : A general purpose network simulator generating system for massively parallel processors
- Taisuke Boku, Tomoki Harada, Takeshi Sone, Hiroshi Nakamura, Kisaburo Nakazawa Institute of Information
- Cited by 1 (1 self) – Add To MetaCart

