Searching for "High Performance Embedded Architectures and Compilers" – sorted by Relevance.
-
Coupling of a reconfigurable architecture and a multithreaded processor core with integrated real
- architecture Acknowledgments: This work has been supported by The European Network of Excellence on High-Performance
- Cited by 1 (0 self) – Add To MetaCart
-
Iterative optimization in the polyhedral model: part ii, multidimensional time
- of Delaware cavazos@(email omitted); 3 High Performance for Embedded Architectures and Compilers Network
- Cited by 3 (2 self) – Add To MetaCart
-
Predicting L2 Misses to Increase Issue-Queue Efficacy
- Embedded Architectures and Compilers (HiPEAC) issue queue just after being issued. However, other issued
- Add To MetaCart
-
Reconfigurable memory based aes co-processor
- supported by the European Network of Excellence on High-Performance Embedded Architecture and Compilation
- Cited by 5 (4 self) – Add To MetaCart
-
UnreadTVar: Extending Haskell Software Transactional Memory for Performance
- Embedded Architecture and Compilation (HiPEAC). The authors would like to thank Tim Harris, Eduard Ayguadé
- Cited by 1 (1 self) – Add To MetaCart
-
Parallel Scalability of H.264
- . As a result, current high performance uniprocessor architectures are not capable of providing
- Cited by 1 (0 self) – Add To MetaCart
-
A Performance Characterization of High Definition Digital Video Decoding Using H.264/AVC
- Embedded Architecture and Compilation Universitat Politecnica de Catalunya Barcelona, Spain {alvarez
- Cited by 5 (2 self) – Add To MetaCart

