MetaCart Sign in to MyCiteSeerX

Documents
Authors
Tables !

Searching for "High-Performance Processor Design." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

55 documents found, showing 1 through 10. Next 10 →

ATOM

The Interaction of Architecture and Compilation Technology for High-Performance Processor Design
by Sarita Adve, Doug Berger, Rudolf Eigenmann, Alasdair Rawsthorne, Michael D. Smith, Catherine Gebotys, Mahmut Kandemir, Alok Choudhary, Jesse Fang, Pen-chung Yew, David J. Lilja, David J. Lilja — 1997
…The Interaction of Architecture and Compilation Technology for High-Performance Processor Design…
Add To MetaCart

Control techniques to eliminate voltage emergencies in high performance processors
by Russ Joseph, David Brooks, Y Margaret Martonosi — 2003 — In Ninth International Symposium on High Performance Computer Architecture (HPCA
… have emerged as a seriouscause for concern in high performance processor design. These perturbations…
Cited by 22 (5 self) – Add To MetaCart

Evaluating Design Tradeoffs in Dual Speed Pipelines
by Ramu Pyreddy, Gary Tyson — In Workshop on Complexity-Effective Design in conjunction with ISCA 2001
…@(email omitted); Abstract Power reduction in general purpose high performance processors designed for a wide market…
Cited by 15 (0 self) – Add To MetaCart

EDTC '97 on CD-ROM
by Permission To Make — 1997
… prediction have been used in high�performance processor design for many years. Recently� it has also been…
Add To MetaCart

Design Issues for Latency Hiding on an Access Decoupled Machine
by Graham P. Jones, Graham P. Jones, Nigel P. Topham, Nigel P. Topham — 1997
… important parts of high performance processor designs. In this paper we investigate a latency hiding…
Add To MetaCart

Simplifying Hardware for Out Of Order Execution using the Decoupling Paradigm
by Graham P. Jones, Nigel P. Topham — 1997
… of the most important parts of high performance processor designs. In this paper we investigate the behaviour…
Cited by 2 (1 self) – Add To MetaCart

Unified Assign and Schedule: A New Approach to Scheduling for Clustered Register File Microarchitectures
by Emre Özer, Sanjeev Banerjia, Thomas M. Conte — 1998 — In International Symposium on Microarchitecture
… and is quite close to optimal. 1 Introduction Many high performance processors are designed with wide issue…
Cited by 66 (0 self) – Add To MetaCart

ClariNet: A noise analysis tool for deep submicron design
by Rafi Levy David, David Blaauw, Gabi Braca, Aurobindo Dasgupta, Amir Grinshpon, Chanhee Oh, Boaz Orshav, Supamas Sirichotiyakul, Vladimir Zolotov — 2000 — in Proc. Design Automation Conf
… analysis has become a critical issue for deep-submicron, high performance design. In this paper, we present…
Add To MetaCart

A Performance/Area Workbench for Cache Memory Design
by Osamu Okuzawa And, Osamu Okuzawa, Osamu Okuzawa, Michael J. Flynn, Michael J. Flynn
…. Introduction An efficient memory hierarchy is essential for high performance processor design. Processor…
Add To MetaCart

Assertion-based microarchitecture design for improved fault tolerance. ICCD
by Vimal K. Reddy, Ahmed S. Al-zawawi, Eric Rotenberg — 2006 — 24 th International Conference on Computer Design (ICCD-24
… constraint in high-performance processor design. One strategy for achieving efficient reliability is to apply…
Cited by 3 (2 self) – Add To MetaCart

Showing 1 through 10. Next 10 →

ATOM

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB