Searching for "Hierarchical Test Access Architecture for Embedded Cores in an Integrated Circuit." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

[76] Prab Varma and Sandeep Bhatia. A Structured Test Re-Use Methodology for Core-Based System
by Proceedings Ieee, Erik Jan Marinissen, Prab Varma
…. Hierarchical Test Access Architecture for Embedded Cores in an Integrated Circuit. In Proceedings IEEE VLSI…
Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | MS Live | CSB