Searching for "Heuristics for Area Minimization in LUT-Based FPGA Technology Mapping." – sorted by Relevance.

Order by: Citations | Year (Descending) | Year (Ascending) | Recency

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB

1 documents found, showing 1 through 1.

Heuristics for area minimization in LUT-based FPGA technology mapping
by Valavan Manohararajah, Stephen D. Brown, Zvonko G. Vranesic — 2004 — Proc. IWLS ’04
…Heuristics for Area Minimization in LUT-Based FPGA Technology Mapping Valavan Manohararajah…
Cited by 11 (2 self) – Add To MetaCart

Showing 1 through 1.

Try your query at: Scholar | Yahoo! | Ask | Bing | CSB